

1) Analysis of Smart City Surveillance System Performance

A smart city surveillance system continuously receives video streams from multiple cameras. These video feeds must be transferred from **I/O devices** (cameras) to **memory**, processed by the **CPU**, and then stored or displayed. During peak hours, many cameras send data simultaneously, causing heavy traffic between the CPU, memory, and I/O devices, which results in lag and delayed threat detection.

Interaction between CPU, Memory, and I/O

CPU (Central Processing Unit)

- Processes video frames and executes threat detection algorithms.
- Requires a continuous supply of data from memory.
- If data arrives slowly, the CPU remains idle, reducing system performance.

Memory (RAM)

- Temporarily stores incoming video frames.
- Acts as a buffer between I/O devices and the CPU.
- If memory becomes overloaded due to multiple video streams, access time increases, causing delays.

I/O Devices

- Cameras continuously generate large amounts of video data.
- Data is transferred to memory through the system bus.
- When many cameras transmit simultaneously, I/O bandwidth becomes congested.

Cause of Lag

- Multiple cameras generate huge data simultaneously.
- Memory becomes busy storing and retrieving video frames.
- CPU waits for data because of slower memory and I/O transfers.
- As a result, threat detection is delayed.

Effect of Bus Structures

Single-Bus Structure	Multi-Bus Structure
CPU, memory, and I/O share one common bus.	Separate buses are used for CPU-memory and I/O communication.
Only one device can use the bus at a time.	Multiple data transfers occur simultaneously.
High bus congestion during peak traffic.	Reduced congestion and higher bandwidth.
Slower data transfer and increased waiting time.	Faster communication and improved performance.
Suitable for small systems.	Suitable for high-performance surveillance systems.

Conclusion:

A **multi-bus architecture** is more efficient because CPU, memory, and I/O can communicate simultaneously, reducing delays.

Improvements in the Instruction Execution Cycle

The instruction execution cycle consists of:

1. **Fetch** – Retrieve instruction from memory.
2. **Decode** – Interpret the instruction.
3. **Execute** – Perform the required operation.
4. **Store (Write Back)** – Save the result.

Performance can be improved by:

- **Pipelining:** Executes multiple instructions simultaneously by overlapping fetch, decode, and execute stages.
- **Cache Memory:** Stores frequently accessed instructions and data, reducing memory access time.
- **DMA (Direct Memory Access):** Allows I/O devices to transfer data directly to memory without continuously involving the CPU.
- **Parallel Processing (Multi-core CPUs):** Different cores process different camera feeds simultaneously.

- **Branch Prediction & Faster Clock Speed:** Reduce instruction delays and improve processing efficiency.

Overall Performance Improvement

- Use a **multi-bus architecture** to allow simultaneous communication.
- Increase RAM capacity and use faster memory.
- Implement **cache memory** for quicker data access.
- Use **DMA** to reduce CPU workload.
- Apply **instruction pipelining** for faster execution.
- Use **multi-core processors** so multiple video streams can be processed in parallel.

Conclusion

The lag in the smart city surveillance system is mainly caused by heavy data transfer between **I/O devices, memory, and the CPU**. A **single-bus architecture** creates a communication bottleneck because all components share one bus. Replacing it with a **multi-bus architecture**, along with improvements such as **cache memory, DMA, pipelining, and multi-core processing**, significantly reduces delays, improves data throughput, and enables faster and more accurate real-time threat detection.

2) Analysis of CPU Performance in a Real-Time Stock Trading Application

A real-time stock trading application executes millions of instructions every second. During high trading activity, the processor experiences a **high CPI (Cycles Per Instruction)** due to frequent memory accesses and branch instructions. This increases execution time and delays transaction processing.

Impact of the Fetch–Decode–Execute Cycle

The CPU processes every instruction through the following stages:

1. Fetch

- The CPU fetches the instruction from memory.
- Frequent memory accesses increase fetch time because the CPU must wait for data from RAM.

2. Decode

- The control unit interprets the instruction.
- Branch instructions require the CPU to determine the next instruction, adding extra delay.

3. Execute

- The ALU performs arithmetic or logical operations.
- If required data is not available due to memory delays, the CPU stalls.

4. Write Back (Store)

- The execution result is stored back into registers or memory.
- Heavy memory traffic slows this process.

Result: During high load, repeated memory accesses and branch instructions increase the execution time of each instruction, resulting in a high CPI and slower transaction processing.

Why CPI Becomes High

- Frequent memory access causes CPU waiting time.
- Cache misses force the processor to access slower main memory.
- Branch instructions may cause incorrect branch prediction.

- Pipeline stalls occur when the processor waits for data or branch outcomes.
- Overall instruction execution requires more clock cycles.

Methods to Reduce CPI

a) Increase Cache Memory

- Use larger and faster L1, L2, and L3 caches.
- Frequently used instructions and data remain in cache.
- Reduces memory access time.

b) Pipeline Execution

- Overlap fetch, decode, and execute stages.
- Multiple instructions execute simultaneously.
- Improves CPU throughput.

c) Branch Prediction

- Predicts the outcome of branch instructions.
- Reduces pipeline flushing and stalls.
- Lowers CPI.

d) Prefetching

- Fetches instructions and data before they are needed.
- Minimizes CPU waiting time.

e) Out-of-Order Execution

- Executes independent instructions while waiting for slower instructions.
- Keeps CPU resources busy.

f) Multi-Core Processing

- Different processor cores handle different transactions simultaneously.
- Increases parallel processing and system throughput.

Architectural Enhancements

Enhancement	Benefit
Cache Memory	Reduces memory access delay
Instruction Pipelining	Executes multiple instructions simultaneously
Branch Prediction	Reduces branch penalties
Out-of-Order Execution	Minimizes CPU idle time
Prefetching	Fetches data before it is required
Multi-Core CPU	Processes multiple trading requests in parallel
High-Speed Memory (DDR5, SRAM Cache)	Faster data transfer between memory and CPU

Overall Performance Improvement

- Lower **CPI (Cycles Per Instruction)**.
- Faster instruction execution.
- Reduced memory latency.
- Fewer pipeline stalls.
- Higher CPU utilization.
- Faster processing of stock transactions.
- Improved response time during peak trading hours.

Conclusion

In a real-time stock trading application, a high CPI is mainly caused by **frequent memory accesses and branch instructions**, which slow the **fetch–decode–execute cycle**. Performance can be significantly improved by using **cache memory, instruction pipelining, branch prediction, prefetching, out-of-order execution, multi-core processors, and faster memory**. These architectural enhancements reduce CPI, improve CPU efficiency, and ensure faster and more reliable transaction processing during periods of heavy trading.

3) Analysis of 8085 Addressing Modes in an Industrial Temperature Control Unit

An **8085 microprocessor-based temperature control system** receives temperature data from sensors (input devices) and controls actuators (such as heaters or cooling fans). If the program uses incorrect **addressing modes**, the microprocessor may read or process the wrong data, resulting in incorrect temperature control.

Influence of Addressing Modes on Data Access

The **8085 microprocessor** supports different addressing modes that determine how data is accessed.

a) Immediate Addressing Mode

- The data is given directly in the instruction.
- Example:

MVI A, 25H

- The accumulator receives **25H** directly.
- Used for fixed values such as threshold temperatures.

b) Register Addressing Mode

- Data is stored in CPU registers.
- Example:

MOV A, B

- Copies the contents of register **B** to **A**.
- Faster because no memory access is required.

c) Direct Addressing Mode

- The memory address is specified in the instruction.
- Example:

LDA 2500H

- Loads data from memory location **2500H** into the accumulator.

- Suitable for reading stored sensor values.

d) Register Indirect Addressing Mode

- The memory address is stored in a register pair (HL).
- Example:

MOV A, M

- Reads data from the memory location pointed to by the HL register pair.
- Useful when sensor data is stored in sequential memory locations.

e) Implied Addressing Mode

- The operand is implied by the instruction.
- Example:

CMA

- Complements the accumulator automatically.

Possible Causes of Incorrect Temperature Readings

- Incorrect memory address used in **Direct Addressing**, causing the wrong sensor value to be read.
- HL register pair not initialized correctly in **Indirect Addressing**.
- Wrong register selected in **Register Addressing**.
- Immediate values entered incorrectly.
- Programming errors causing sensor data to be overwritten.
- Noise or corrupted memory contents affecting stored values.

Using the 8085 Instruction Set Effectively

To ensure reliable operation, the following instructions should be used correctly:

Instruction Purpose

LDA	Load sensor data from memory
STA	Store processed temperature value
MOV	Transfer data between registers
MVI	Load fixed threshold values
CMP	Compare temperature with reference value
JZ, JC, JNZ	Decision making based on comparison
IN	Read data from input ports (sensor interface)
OUT	Send control signals to actuators
HLT	Stop execution after completing tasks (if required)

Measures to Ensure Accurate and Reliable Operation

- Use the correct addressing mode for each operation.
- Initialize register pairs (HL, BC, DE) before indirect addressing.
- Verify memory addresses before accessing sensor data.
- Use comparison instructions (**CMP**) to validate readings.
- Store updated values correctly using **STA**.
- Use conditional branching (**JC, JZ, JNZ**) for proper control decisions.

Conclusion

Addressing modes in the **8085 microprocessor** determine how data is accessed from registers and memory. Incorrect use of these modes can cause the processor to read wrong temperature values, leading to improper control of industrial equipment. By selecting the appropriate addressing mode and using instructions such as **LDA, STA, MOV, MVI, CMP, IN, OUT, and conditional jump instructions**, the temperature control unit can process sensor data accurately and operate reliably.